Resistive memory devices have been studied and fabricated using a wide variety of materials including chalcogenides [1] , metal oxides [2] , and hydrogenated amorphous silicon (a-Si:H) [3] . The most promising materials seem to be amorphous in nature, with the properties of the atomic lattices being conducive to the physical mechanisms that underlie the subsequent resistive switching. The devices are also finding applications beyond high-density digital memory, such as for electronic synapses in neuromorphic systems [4] , [5] . However, a different set of properties is required in the latter case compared to devices that must only store binary values. In addition, it is well known that biological synapses are extremely unreliable and noisy, and yet the brain is still able to perform high-level cognitive functions [6]-[8]. This work uses pulse-based electrical characterization techniques to demonstrate the stochastic nature of resistive switching in nanocrystalline silicon (nc-Si) Conductive Bridge Resistive Memory (CBRAM) Devices. We chose nc-Si active layers so these devices could potentially be co-fabricated in the same process as ncSi TFTs [9]-[11]. Our subsequent findings indicate the device properties may be particularly useful for some non-von Neumann computing paradigms. Though much research has been done using a-Si:H, results from nc-Si CBRAM devices have not been published. In this study, we showed that the switching of the device depends on the history of current passing though it, and not only the voltage applied. Further, the resistance switching in the devices is stochastic, making them ideal candidates for a biologically realistic synapse. Device Fabrication: Devices were fabricated on a p + Si wafer with 0.01−0.02 Ω-cm resistivity. The 20 nm thick ncSi active layer is deposited immediately after HF dip using PECVD with 1:100 SiH4 diluted in H2. Deposition temperature was 250 °C with RF power 150 W, gas flow of 600 sccm, and chamber pressure 900 mTorr. Using XRD (Fig. 1) and TEM (not shown), the crystallite size was found to be approximately 7 nm, with a volume fraction relative to amorphous material approaching 70%. Following nc-Si deposition, 100 nm of SiO2 was deposited in-situ as an insulation layer into which vias of area 25 μm 2 were etched using 1% HF. Vias were sputtered with silver and Si mixed layer followed by pure a silver and gold top contact pad resulting in the structure of Fig. 2 . The bottom electrode was formed by sputtering a layer of Al.
. XRD spectrum of nc-Si used as the active layer. Fig. 6 . Logarithmically increasing number of write pulses were applied followed with a read pulse as shown in Fig. 3b . It can be noted that device eventually turned on even at lower frequencies of 100 µs, 10 µs and 1 µs though higher number of pulses need to be applied for higher frequencies and lower voltages. Fig. 5 . 200 write pulses applied followed with a read pulse as shown in Fig. 3a. (a) at 5 V, 10 ms and 1 ms pulses switches device between high and low resistance before device turns ON steadily after 12000 pulses. (b) at 6 V, 10 ms and 1 ms pulses switch device state early on but 100 µs pulses switch device stably to low resistance after 16000 pulses. (c) at 7 V, 10 ms, 1 ms and 100 µs pulses bring device to low resistance state quicker. 10us and 1us, high frequency pulses never turned ON the device even after 20,000 pulses were applied. This shows stochastic behavior of the device. 
